


A 50% Lower Power ARM Cortex CPU using DDC Technology with Body Bias

David Kidd

August 26, 2013

Agenda

- DDC transistor and PowerShrink platform overview
- ARM Cortex-M0 implementation and results
- Application of DDC technology to HKMG nodes



Deeply Depleted Channel™ (DDC) Transistor

1

Undoped/lightly doped region

- Improved matching (low RDF)
- Higher mobility ($\uparrow I_{D,lin}$)
- Higher analog gain ($\uparrow g_m$)

2


V_T setting offset region

- Multiple V_T on chip

3

Screening region

- Superior scalability
- Improved drive current ($\uparrow I_{eff}$ \downarrow DIBL)
- Higher analog gain ($\uparrow R_{out}$)
- Strong body coefficient (corner pull-in)



One example, not drawn to scale



Corner Pull-in with Body Bias

NLvt



PLvt

No Body Bias


With Body Bias




Corners pull in to typical



DDC PowerShrink Platform: Save Active and Leakage Power Using Body Bias




ARM Cortex-M0 CPU Bias Targeting



Measured ARM Cortex-M0 Speed and power response to bias

Speed




- Target 350MHz
- Many bias voltages achieve the target frequency but power is not optimal at all biases

Leakage (delta to optimal)


Process Monitor Bias Targeting (55nm Measured)

Process Monitor Corner Detection




- Process Monitor independently measures NMOS and PMOS corners
- Digital readout correlates to corner
- Bias voltage is calculated from readout

Bias Target from Monitor




Process Monitor Bias Targeting (55nm Measured)

Performance Correction




Leakage Correction



- Performance is corrected to 13% faster than target
- Fast corner leakage is corrected to the same point as typical


PowerShrink Platform: ARM Cortex-M0 CPU

- 50% power vs baseline at FF (leakage and dynamic)
- Matched performance at SS




Tunable Power / Performance

- Matched performance at 50% power **0.9V**
- +35% performance at matched power **1.1V**
- +55% performance at matched voltage **1.2V**



ARM Cortex-M0 Body Bias Network Implementation



Bias Columns


- Minimal routing resources used for bias network
 - Route in columns
 - Double-space bias wires for reliability
 - 1 PMOS wire, 1 NMOS wire

Vertical Track Usage per Column

Layer	Available Tracks	Bias Tracks
M2	300	4
M4	300	0
Total	600	4 (0.7%)

Lower SRAM V_{DD-min} Enables Low- V_{DD} Operation


- V_{DD-min} of 8Mb SRAM lowered by 150mV at 125°C
- Production 55nm SRAM data



55nm silicon


Lower SRAM Retention Power

- 50% less leakage in Standby and Retention modes at nominal V_{BS}
- More than 5X less leakage in Retention mode with $V_{BS} = -0.6V$




65nm silicon


DDC Technology in Silicon Gate and HKMG




SUVOLTA®
 Deeply Depleted
 Channel™
 (DDC) Technology



DDC Technology Modular Implementation





DDC DesignBoost: Target Leakage Power Savings



DDC DesignBoost


DDC Design Boost Motivation



- LVT and SLVT devices contribute a large portion of the leakage power at advanced nodes
- Leakage power reduction is a key value adder for high performance designs

DDC DesignBoost Power Savings in HKMG


LVT Devices



DDC DesignBoost

Target matched performance to reduce Ioff

HKMG Power Analysis



- HKMG design
 - 10% activity factor
- DDC DesignBoost
 - No design change
 - Body Bias improves power savings
- PowerShrink platform
 - For active power dominated circuits

125C


SS Speed

FF Power

All transistors are DDC transistors

Summary

- ARM Cortex-M0 validated at 65nm
 - Matched performance at 50% power
 - +35% performance at matched power
 - +55% performance at matched voltage
- SRAM validated at 65nm and 55nm
 - 150mV V_{min} reduction in production 55nm SRAM
 - Less than 50% static power in standby and retention
- DDC technology demonstrated at advanced HKMG nodes
 - Lower static power at matched performance
 - Lower active power with body bias





SU**V**OLTA®